Pulse-induced resistive and capacitive switching in TiO 2 thin film devices In this study, we exploit the non-zero crossing current-voltage characteristics exhibited by nanoscale TiO 2 based solid-state memristors. We demonstrate that the effective resistance and capacitance of such two terminal devices can be modulated simultaneously by appropriate voltage pulsing. Our results prove that both resistive and capacitive switching arise naturally in nanoscale Pt/TiO 2 /Pt devices under an external bias, this behaviour being governed by the formation/disruption of conductive filaments through the TiO 2 thin film. V C 2013 AIP Publishing LLC. The concept of memristors has been theoretically conceived in 1971 by Chua (Ref. 17) through his famous symmetry argument. The memristor's distinct behaviour is characterized by its capability of exhibiting memory, while operating as a variable two-terminal resistor. The memristor concept was further generalized to memristive systems (Refs. 18 and 19) , defining all two terminal non-volatile memory devices based on resistive switching, independently of the employed material and the physical operating mechanisms. The typical signature of a memristive device is a pinched hysteresis loop in the first and the third quadrants of the current-voltage (I-V) characteristic. Similar behaviours have been observed (Ref. 20) Here, we demonstrate the coexistence of both resistive and capacitive features in nanoscale TiO 2 based solid state memristive devices. The I-V characteristics of our employed Pt/TiO 2 /Pt devices display a combination of hysteresis and non-zero crossing, which supports a further investigation on the capacitive behaviour of resistive random access memory (ReRAM) cells. We demonstrate that the effective resistance and capacitance of the utilised cells can be modulated simultaneously by appropriate voltage pulsing. We ascribe the physical origin of resistive and capacitive memory effects to the dynamical properties of TiO 2 constituents (oxygen vacancies and titanium interstitials) that form and rupture conductive filaments at low resistive state (LRS) and high resistive states (HRS), respectively, through a fuse-antifuse mechanism (Refs. 30 and 31).
All ReRAM devices investigated, in this work, were fabricated on typical 4-in. silicon wafers. A SiO 2 thin film was thermally grown on Si to serve as an insulating medium. Bottom electrodes (BE) were defined by lift-off process after using conventional optical photolithography and electron beam evaporation to deposit 5 nm Ti and 30 nm Pt films. TiO 2 active core was deposited and patterned on top of the BEs via RF -sputtering. Finally, a 30 nm thick Pt layer was deposited and patterned on top to form the ReRAM cells' top electrodes (TE), by adhering to the same process used for the fabrication of the BEs. Fig. 1(a) illustrates the optical microscope view of a dense cross-bar array of 2 Â 2 lm 2 core areas. The schematic configuration of the fabricated devices is depicted in Fig. 1(b) .
All devices were electrically evaluated on wafer via a Semiconductor characterisation suite Keithley SCS-4200. During the measurements, the voltage bias was applied to the TE, while maintaining the BE grounded. The probe/point contacts to the TE and BE of the devices under test were realized through a pair of Wentworth probe-needles, using a Wentworth Laboratories AVT 702 semi-automatic prober. The current-voltage characteristics were studied by quasistatic voltage sweeping measurements. To program the devices in different capacitive and resistive states, several voltage pulses were applied to the device using the two pulsed measure units (PMUs) of the same characterization system. Voltage pulses of 6 V of magnitude and duration of During the measurements, the compliance current was maintained at 1 mA to avoid any hard-breakdown of the devices. Fig. 2(a) illustrates the I-V characteristics of a Pt/TiO 2 /Pt cell, when the voltage was swept in steps of 0.25 V, within a 6 4 V range. The device is originally in a HRS and a LRS is attained as the voltage bias approaches V set ¼ 3.6 V. Reversing the voltage polarity causes the device to switch back to HRS at V reset ¼ À4 V. The investigated device exhibits bipolar switching, with LRS and HRS achieved after the device was biased with positive SET and negative RESET, respectively. This biasing trend resulted in a pinched-hysteresis loop with zero crossing of I-V characteristics, which is a typical signature of a memristive device (Refs. [17] [18] [19] . It is noteworthy that our devices are also capable of the non-zero crossing in their I-V characteristics as shown in Fig. 2(b) . This was evoked by a 6 3 V voltage sweep in 0.25 V steps. As shown in Fig. 2(b) , the device exhibits a bipolar switching mode with a positive sweep causing a HRS to a LRS transition and a negative potential resetting the device to a HRS. We experimentally observed a non-zero crossing behaviour only when the applied voltage induced hysteresis in I-V characteristics but not an abrupt switching between high and low resistive states. The pinched hysteresis loop is attained when a sharp switching takes place.
To further investigate resistive and capacitive features of solid state ReRAM cells, we employed a voltage pulsing scheme shown in Fig. 3(c) . A single device was subjected to a train of 100 consecutive voltage pulses, with a SET voltage of 6 V and 1 ms width to allow programming the TiO 2 cells in low and high resistive and capacitive states, respectively. After each SET pulse, the resistive states was evaluated at 0.5 V (a low potential which does not disrupt the current state) and the capacitive state at 1 MHz using a sensing signal of 30 mV. The exhibited concurrent capacitive and resistive modulation responses of the device are shown in Figs. 3(a) and 3(b) when excited with the voltage pulsing shown in Fig. 3(c) . The pristine state of TiO 2 based devices is in a HRS and LCS. A unipolar switching trend was observed after the application of consecutive voltage pulses that induce multiple reversible changes to the devices' resistance and capacitance, as shown in Figs. 3(a) and 3(b) .
In this work, all devices were electrically characterized without any post-fabrication electroforming step (Refs. 32 and 33). As such, the active core of our prototypes only undergoes a reduction, i.e., from TiO 2 to TiO 2Àx , after the application of a number of pulses that induce a cumulative thermally driven mechanism (Joule heating Refs. [34] [35] [36] [37] [38] . In consequence, the first resistance and capacitance switching event took place after 37 continuous applied pulses with the resistance switching from a HRS to a LRS and the capacitance from a LCS to HCS. Subsequent pulses cause the device to toggle, respectively, between LRS, HCS, and HRS, LCS and finally remains in LRS and HCS. It is interesting to note that by increasing the switching events the number of the applied pulses required for toggling between low and high resistive and capacitive states decreases. This demonstrates that in the case of pristine active layer the energy required to induce local modification of the active material in the form of a conductive filament is substantially high. On the other hand, for later switching events, when the chemistry of the active core is altered enough, the accumulated energy is dissipated by Joule heating, which causes the rupture/re-formation of conductive filaments (Refs. [34] [35] [36] [37] [38] .
Contrary to the bipolar switching mode, where resistive switching is attained via the displacement of ionic species (a well-controlled process), unipolar switching is mainly ascribed to a thermally driven reduction of TiO 2 , which may cause inconsistent switching. In our case, the first switching event (observed at cycle 37) also serves as electroforming and thus any following switching events are accomplished with fewer pulses.
Moreover, as shown in Fig. 3 (a) the original HRS (>1 MX) could not be recovered and a high sub-resistive state ($250 KX) is achieved as the electrical pulses were applied to the cell. This demonstrates that the original resources (i.e., oxygen ions) cannot be re-attained once the device undergoes resistive switching. Our experimental results indicate that the switching dynamics depend on the origin/history of the system in terms of "state" of active core.
As can be seen in Figs. 3(a) and 3(b) , the switching trend of resistance is anti-correlated with that of capacitance, i.e., decrease in resistance with an increase in capacitance. We argue here that the applied potential causes a displacement of ionic species such as V O À2 and/or Ti nþ within the active core that foster the formation of current percolation paths, i.e., conductive filament(s) that expand across the TiO 2 layer to bridge the top and bottom electrodes. This results in the reduction of the resistance. On the other hand, the same mechanism is leading to the enhancements of the capacitance and the MIM structure now behaves as a leaky capacitor. Ruptured or partially formed filaments at HRS create localized highly insulating areas, which subsequently enhance the resistivity and diminish the capacitance of the system.
It is worth pointing that crystalline defects in metal oxides, such as oxygen vacancies and/or Ti interstitials have a strong impact on the film's resistance and its dielectric properties. Various groups have studied the effect of oxygen vacancies on electrical conductivity and was demonstrated that the electrical resistance of TiO 2 is proportional to the concentration of oxygen vacancies (Refs. [39] [40] [41] . On the other hand, it was further proved that the same defects also affect the dielectric constant of TiO 2 (Refs. [42] [43] [44] [45] and hence in our case the devices' capacitance.
As the above presented results are qualitatively supported through single device measurements, we have tested 15 devices from different locations within the same wafer. Fig. 4 further supports our results demonstrating that the observed concurrent capacitive/resistive modulation is not an isolated event. It is important to remark that the HRS ($10 MX) and LCS ($0.05 pF) are the original states of the tested devices, measured with a low potential of 0.5 V prior any programming. Fig. 4 illustrates the measured switching ration (OFF/ON) for both resistance and capacitance. In the case of resistive switching, we were able to show an OFF/ON ratio as high as 4 orders of magnitude, while in the capacitive case; the attainable switching ratios were limited in the range of 1 to 2 orders of magnitude. For the particular results presented in Fig. 3 , the minimum attained resistive state is 5.3 kX, while the attained HRS is 5 MX. This results in a 3 orders of magnitude OFF/ON resistive ratio. On the other hand as we consider that the capacitance modulation is due to a thermal alteration of the TiO 2 dielectric constant, we extrapolated the film's e r,eff to be equal to 42 in the LCS, while in HCS it becomes e r,eff ¼ 68; justifying the observed 1-2 orders of magnitude OFF/ON capacitance ratio. These values are in qualitative agreement with the data obtained by different authors for TiO 2 (Refs. 42-45). In summary, we have studied the dual resistive and capacitive capabilities of Pt/TiO 2 /Pt nanoscale ReRAM cells. The I-V characteristics of TiO 2 based solid state devices display a hysteresis loop with non-zero crossing indicating that our devices also exhibit capacitive effects. Furthermore, the effective resistance and capacitance of TiO 2 two terminal devices were modulated simultaneously by appropriate voltage pulsing; rendering resistive and capacitive memory effects in a single device. We suggest that both the resistive and capacitive switching modes appear to be involved in the creation and annihilation process of filaments, comprising of reduced TiO 2Àx , caused via thermal effects as Joule heating. Unfortunately, the thermally driven mechanism limits the performance characteristics of our ReRAM prototypes in terms of endurance, as we anticipate that the long-term programming of the devices will result into an irreversible condition, where most of the oxygen species will not be able to be recovered. However, we still believe that this approach can be employed in write-once read many scenarios for avoiding any destructive evaluation of memory states.
